

MODEL NAME : DDR51(15'')/DDR71(17'')  
PROJECT CODE : ANRDDR5100/ANRDDR7100  
PCB NO :  
DAC0000E000 : LA-F551P M/B NV G1G2  
DAC0000F000 : LA-F552P M/B NV G3  
DAB0002I000 : LA-F553P M/B AMD  
DA4002AV000 : LS-D751P LOGO\_15/B  
DA80017I000 : LS-D752P LOGO\_17/B  
DA4002B000S : LS-D753P PWR\_15/B  
DA4002AW000 : LS-D754P PWR\_17/B  
DA80017J000 : LS-D755P IO\_12L/B  
DA4002ND000 : LS-F551P TRON\_LCD\_15/B  
DA4002NE000 : LS-F552P TRON\_REAR\_15/B  
DA80017K000 : LS-D759P IO\_14L/B  
DA4002NG000 : LS-F554P TRON\_LCD\_17/B  
DA4002NH000 : LS-F555P TRON\_REAR\_17/B  
DA4002NF000 : LS-F553P TRON\_FRONT\_15/B  
DA4002NI000 : LS-F556P TRON\_FRONT\_17/B  
DA30000W300 : LF-D751P Head\_15/B  
DA30000W400 : LF-D752P Head\_17/B  
DA30000W401 : LF-D752P Head\_17/B(For LOGO\_15/B)  
DA300013900 : LF-F551 TRON\_15/B  
DA300013E00 : LF-F552 TRON\_17/B

DDR51  
Coffee Lake-H 45W  
CNL PCH-H with nVIDIA N17E

REV : 1.0 (A00)  
2018.02.06

@ : Nopop Component  
EMI@,ESD@,RF@ : EMI/ESD/RF part  
CONN@ : Connector Component  
@EMI@,@ESD@,@RF@ : Total debug Component

ZZZ PCB@  
PCB 26S LA-F552P REV0 M/B NV G3 16  
DAC0000F000

ZZZ PCBR1@  
PCB 26S LA-F552P REV1 M/B NV G3 16  
DAC0000F010


ZZZ PCBR3@  
PCB 26S LA-F552P REV1 MB NV TRIP 16 A31!  
DAC0000F011

ZZZ DAZR1@  
PCB DDR51 LA-F552P LS-D751P-52P/D754P 02  
DAZ26S00200

ZZZ DAZR3@  
PCB DDR51 LA-F552P LS-D751 02 TRIP A31 !  
DAZ26S00201


HDM@ ROYALTY HDMI W/LOGO	
Part Number	Description
R00000003288	HDMI W/Logo:R00000003288

Layout Dell logo



COPYRIGHT 2015  
ALL RIGHT RESERVED  
REV: X00  
PWB: XXXXX  
DATE: 1450-06


# Block Diagram



PCB

FPC

Module



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F551P
				Date	Wednesday, February 07, 2018
				Sheet	3 of 82
				Rev	0.3

Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x13
1	12K +/- 1%	0.347V	0.354V	0.360V	0x14 - 0x1E
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1F - 0x25
3	20K +/- 1%	0.541V	0.550V	0.559V	0x26 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3A
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3B - 0x45
6	43K +/- 1%	0.978V	0.992V	1.006V	0x46 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA4
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA5 - 0xAF
13	240K +/- 1%	2.316V	2.329V	2.343V	0xB0 - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xBF
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC0 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD4
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD5 - 0xDD
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDE - 0xF0
19	NC	3.000V	3.300V	3.300V	0xF1 - 0xFF

NVIDIA  
GraphicAMD  
Graphic

Voltage Rails

Power Plane	Description	S0	S3	S4 / S5
VIN	Adapter power supply	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF
+1VALW	System +1VALW power rail	ON	ON	ON*
+1V_PRIM	System +1VALW power rail	ON	ON	ON*
+VCCIO	+1.0VS IO power rail	ON	OFF	OFF
+VGA_PCIE	+1.0VS power rail for GPU	ON	OFF	OFF
+MEM_GFX	+1.5VS power rail for GPU	ON	OFF	OFF
+1.2V_VDDQ	DDR-IV +1.2V power rail	ON	ON	OFF
+1VS_VCCST	+1.0V power rail for CPU	ON	ON	OFF
+1VS_VCCSTG	+1.0VS power rail for CPU	ON	OFF	OFF
+3VALW	System +3VALW always on power rail	ON	ON	ON*
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON*
+3V_LAN	+3VALW power for LAN power rails	ON	ON	ON*
+3VS	System +3VS power rail	ON	OFF	OFF
+1.8VALW	+1.8VALW power rail for PCH	ON	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON*
+5VS	System +5VS power rail	ON	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON
+VCC_SA	System Agent power rail	ON	OFF	OFF

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF

Board ID table


NV	AMD	PCB Revision
0	10	EVT-1
1	11	EVT-2
2	12	DVT-1
3	13	DVT-2
4	14	Pilot

PCH-H CM246

HSIO	USB3.1	PCIe	SATA3	Function
0	1			JUSBC2,type C
1	2			
2	3			
3	4			
4	5			
5	6			JUSB1,type A
6	7	1		JIO,IO/B
7	8	2		Caldera
8	9	3		
9	10	4		
10		5		
11		6		
12		7		
13		8		
14		9		
15		10		JSSD3 , 2280 SATA/PCIe x4
16		11	0a	
17		12	1a	
18		13	0b	JSSD4/HDD
19		14	1b	
20		15	2	LAN
21		16	3	WLAN
22		17	4	
23		18	5	JSSD1 , 2242 SATA/PCIe x4
24		19		
25		20		
26		21		
27		22		JSSD2 , 2280 PCIe x4
28		23		
29		24		

USB2	Function
1	JUSB1(Powershare)
2	JIO(IO/B)
3	Caldera
4	ELC
5	
6	Touch screen
7	Camera
8	JUSBC2
9	Tobii
10	Per Key
11	Thunderbolt AR
12	
13	
14	Bluetooth

Symbol Note :



Digital Ground




Analog Ground



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
				Size Document Number
				LA-F551P
				Date: Wednesday, February 07, 2018
				Sheet 4 of 82

SMBUS Address [0x9A]

Coffee Lake  
PCH-H

KBC  
KB9022QD





Security Classification		Compal Secret Data				Compal Electronics, Inc.								
Issued Date		2017/05/15		Deciphered Date		2018/02/05		Title						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								CMC Conn						
								Size	Document Number			Rev		
								LA-F551P					0.3	
								Date:		Wednesday, February 07, 2018		Sheet 6 of 82		







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed








Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port ★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port





PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) ★00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	★ 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training




RH489,RH493 close to UH4



Net :CFG RCOMP  
Trace Width/Space: 4 mil/ 12 mil  
Max Trace Length: 600 mil







1. VccGT\_SENSE / VssGT\_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC1, RC2 should be placed within 2 inches (50.8 mm) of CPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	CPU(6/7) +VCCGT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F551P	Re v 0.3
				Date	Wednesday, February 07, 2018
				Sheet	12 of 82

CFL-H_BGA1440				CFL-H_BGA1440				CFL-H_BGA1440									
UC1F				UC1G				UC1H									
A10	VSS	1	VSS	82	AWS	VSS	163	VSS	244	B3J5		BN7	VSS	325	VSS	409	F15
A12	VSS	1	VSS	83	AY12	VSS	164	VSS	245	B3J8		BN7	VSS	326	VSS	410	F19
A16	VSS	2	VSS	84	A12	AY13	VSS	165	VSS	246	B3J9		P2	VSS	327	VSS	411
A18	VSS	3	VSS	84	A14	AY34	VSS	166	VSS	246	B3Z5		BP18	VSS	328	VSS	412
A20	VSS	4	VSS	85	A13	B9	VSS	166	VSS	247	B3Z9		BP21	VSS	329	VSS	413
AA20	VSS	5	VSS	84	A134	BP24	VSS	167	VSS	247	B330		BP25	VSS	330	VSS	414
A24	VSS	6	VSS	87	A14	BA11	VSS	168	VSS	249	B331		BP25	VSS	331	VSS	415
A26	VSS	7	VSS	88	A17	BA12	VSS	169	VSS	250	B332		BP26	VSS	332	VSS	416
A28	VSS	8	VSS	89	A18	BA37	VSS	170	VSS	251	B333		BP29	VSS	333	VSS	417
A30	VSS	9	VSS	90	A19	BA38	VSS	171	VSS	251	B334		BP33	VSS	334	VSS	418
A6	VSS	10	VSS	91	AM1	BA6	VSS	172	VSS	253	B335		BP37	VSS	335	VSS	419
A9	VSS	11	VSS	92	AM12	BA7	VSS	173	VSS	254	B336		BP7	VSS	336	VSS	420
AA12	VSS	12	VSS	93	AM2	BA8	VSS	174	VSS	255	BK13		BR12	VSS	337	VSS	421
AA29	VSS	13	VSS	94	AM3	BA9	VSS	175	VSS	256	BR14		BR14	VSS	338	VSS	422
AA30	VSS	14	VSS	95	AM37	BB1	VSS	176	VSS	257	BK15		BR20	VSS	339	VSS	423
AB33	VSS	15	VSS	96	AM38	BB12	VSS	177	VSS	258	BK18		BR21	VSS	340	VSS	424
AB34	VSS	16	VSS	97	AM4	BB2	VSS	178	VSS	259	BK22		BR24	VSS	341	VSS	425
AB6	VSS	17	VSS	98	AM5	BB29	VSS	179	VSS	260	BK25		BR25	VSS	342	VSS	426
AF2	VSS	18	VSS	99	AN6	BB3	VSS	180	VSS	261	BK29		BR29	VSS	343	VSS	427
AC12	VSS	19	VSS	100	AN29	BB30	VSS	181	VSS	262	BK6		BR29	VSS	344	VSS	428
AC2	VSS	20	VSS	101	AN30	BB4	VSS	182	VSS	263	BL13		BR34	VSS	345	VSS	429
AC3	VSS	21	VSS	102	AN5	BB5	VSS	183	VSS	263	BL14		BR36	VSS	346	VSS	430
AC37	VSS	22	VSS	103	AN6	BB6	VSS	184	VSS	265	BL18		BR7	VSS	347	VSS	431
AC38	VSS	23	VSS	104	AP10	BC12	VSS	185	VSS	266	BL19		BT12	VSS	348	VSS	432
AC4	VSS	24	VSS	105	AP11	BC13	VSS	186	VSS	267	BL20		BT14	VSS	349	VSS	433
AC5	VSS	25	VSS	106	AP12	BC14	VSS	187	VSS	268	BL21		BT18	VSS	350	VSS	434
AC5	VSS	26	VSS	107	AP22	BC33	VSS	188	VSS	269	BL21		BT21	VSS	351	VSS	435
AD10	VSS	27	VSS	108	AP34	BC34	VSS	189	VSS	270	BL29		BT24	VSS	352	VSS	436
AD11	VSS	28	VSS	109	AP8	BC6	VSS	190	VSS	271	BL33		BT26	VSS	353	VSS	437
AD12	VSS																

Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>CPU(7/7) VSS</b>		
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.3
				<b>LA-F551P</b>		
				Date:	Wednesday, February 07, 2018	Sheet 13 of 82




The circuit diagram shows a 5V regulator with a 0.6V reference. The reference voltage is applied to the non-inverting input of the op-amp. The feedback network consists of four parallel resistors (100k, 100k, 100k, and 100k) connected to the inverting input. The output of the op-amp is connected to the non-inverting input through a feedback resistor (100k). The output is also connected to ground through a load resistor (100k). The output voltage is labeled as 0.6V.

The schematic diagram illustrates the DDR3 memory bank configuration for the i.MX6Q. It shows two 1.2V DDR memory banks connected to the i.MX6Q. The top bank is connected to the DDR3\_0 pin and contains eight modules (CDT8 to CDT1) with capacities ranging from 128MB to 2GB. The bottom bank is connected to the DDR3\_1 pin and contains eight modules (CDT8 to CDT1) with capacities ranging from 128MB to 2GB. The diagram also shows the connection to the 1.2V\_VDDM\_R6M pin.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE TRANSMITTED OUTSIDE OF THE COMPANY OR TO ANY OTHER COMPANY OR INDIVIDUAL WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	DDR4 DIMMA,RVS
			Size	Docucent Number
			LA-F551P	
			Date:	Wednesday, February 07, 2018
			Sheet	14 of 82

The circuit diagram shows a 4-bit DAC. It consists of four op-amp buffers (U1, U2, U3, U4) connected in parallel. Each buffer has its non-inverting input connected to a digital input (D0, D1, D2, D3) and its output connected to a resistor (R0, R1, R2, R3). The resistors are connected to a common output node, which is also connected to a 0.6V5 supply. The output node is connected to a 10k resistor, which is connected to ground. The output voltage is labeled as 0.6V5.

[illegible][illegible]

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION NOW, THAT INFORMATION SHOULD BE TRANSFERRED TO THE COMPARTMENTED DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>DDR4 DIMMB,STD</b>	Size (document) Number <b>LA-F551P</b>
			Date:	Re v 0.3
			Date: <b>Wednesday, February 07, 2018</b>	Sheet <b>15</b> of <b>82</b>



U#1  
S IC A31 FHSSKU04 QNDQ A1 BGA 874P PCH-H  
SA0000B40L  
CPCHE5@

U#1  
S IC A31 FHCM246 QNYJ B0 BGA 874P PCH-H  
SA0000BPEOL  
CPCHE5@

U#1  
S IC FH82CM246 SR40E B0 BGA PCH-H A31  
SA0000BXSIL  
PCHR3@

M.2 SSD Slot#3  
PCIe/SATA

SATA HDD

M.2 SSD Slot#3  
PCIe/SATA




M.2 SSD Slot#1  
PCIe/SATA

M.2 SSD Slot#3  
PCIe/SATA

LAN

WLAN

M.2 SSD Slot#1  
PCIe/SATA




DDPB\_FICTRLDATA  
This signal has a weak internal Pull-down.  
0 = Port B-D is not detected.  
1 = Port B,C,D is detected. (Default)  
Notes:  
1. The internal Pull-down is disabled after PCH\_PWROK de-asserts.  
2. This signal is in the primary well.



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT, EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-F551P
				Rev 0.3
				Date: Tuesday, March 06, 2018
				Sheet 16 of 82



<> CPU\_24MHz\_P D7 CLKOUT\_CPUSSNC\_P CLKOUT\_ITPXD0\_P Y3 PCH\_XDP\_CLK\_N T149 PAD-D TP0  
 <> CPU\_24MHz\_N CPU\_24MHz\_N CLKOUT\_CPUSSNC# CLKOUT\_ITPXD0\_P# Y4 PCH\_XDP\_CLK\_P T150 PAD-D TP0  
 <> PCH\_CPU\_BCLK\_P B8 CLKOUT\_CPUBCLK\_P CLKOUT\_CPUPCIBCLK\_P B6 PCH\_CPU\_PCIBCLK\_N <>  
 <> PCH\_CPU\_BCLK\_N C8 CLKOUT\_CPUBCLK\_P CLKOUT\_CPUPCIBCLK\_P# C6 PCH\_CPU\_PCIBCLK\_P <>  
 XTAL\_IN OUT U9 XTAL\_OUT CLKOUT\_PIC0 A36 CLK\_PEG0 <46>  
 XTAL2\_IN OUT U10 XTAL\_IN CLKOUT\_PIC0\_A37 CLK\_PEG0 <46>  
 1 2 2.7K 0.02 1% XCXL\_BIASREF T3 XCXL\_BIASREF AH9 CLK\_PIC1\_N <29>  
 PCH\_RTCX1 AH10 CLK\_PIC1\_P1 <29>  
 BIA90 PCH\_RTCX2 RTCK1 CLKOUT\_PIC1\_N AE14 CLK\_PIC2 <29>  
 BIA91 RTCK2 CLKOUT\_PIC2\_N AE15 CLK\_PIC2\_P2 <29>  
 BF31 GPP\_B5SRCLKREQ0# CLKOUT\_PIC3\_N AE6 CLK\_PIC3\_N <56>  
 BE31 GPP\_B6SRCLKREQ1# CLKOUT\_PIC3\_N AE7 CLK\_PIC3\_N <56>  
 AB32 GPP\_B7SRCLKREQ2# CLKOUT\_PIC3\_N AC2 CLK\_PIC3\_P3 <56>  
 BB30 GPP\_B8SRCLKREQ3# CLKOUT\_PIC3\_N AC3 CLK\_PIC3\_P4 <30>  
 BA30 GPP\_B9SRCLKREQ4# CLKOUT\_PIC3\_N AC4 CLK\_PIC3\_P4 <30>  
 AB29 GPP\_B10SRCLKREQ5# CLKOUT\_PIC3\_N AC2 CLK\_PIC3\_P4 <30>  
 AE47 GPP\_H0SRCLKREQ6# CLKOUT\_PIC3\_N AC3 CLK\_PIC3\_P5 <28>  
 AC48 GPP\_H1SRCLKREQ7# CLKOUT\_PIC3\_N AC4 CLK\_PIC3\_P5 <28>  
 AE41 GPP\_H2SRCLKREQ8# CLKOUT\_PIC3\_N V43 CLK\_PIC3\_P6 <41>  
 V48 GPP\_H3SRCLKREQ9# CLKOUT\_PIC3\_N V44 CLK\_PIC3\_P6 <41>  
 V41 GPP\_H4SRCLKREQ10# CLKOUT\_PIC3\_N V7 CLK\_PIC3\_P6 <41>  
 V43 GPP\_H5SRCLKREQ11# CLKOUT\_PIC3\_N V7 CLK\_PIC3\_P7 <29>  
 AE39 GPP\_H6SRCLKREQ12# CLKOUT\_PIC3\_N V6 CLK\_PIC3\_P7 <29>  
 V48 GPP\_H7SRCLKREQ13# CLKOUT\_PIC3\_N AC14 CLK\_PIC3\_P8 <41>  
 V43 GPP\_H8SRCLKREQ14# CLKOUT\_PIC3\_N AC15 CLK\_PIC3\_P8 <41>  
 V43 GPP\_H9SRCLKREQ15# CLKOUT\_PIC3\_N U2 CLK\_PIC3\_P8 <41>  
 V2 CLKOUT\_PIC1\_N15 CLKOUT\_PIC3\_P8 <41>  
 X V3 CLKOUT\_PIC1\_P15 CLKOUT\_PIC3\_P8 <41>  
 T1 CLKOUT\_PIC1\_N14 CLKOUT\_PIC3\_P8 <41>  
 X T2 CLKOUT\_PIC1\_P14 CLKOUT\_PIC3\_P8 <41>  
 X AA1 CLKOUT\_PIC1\_N13 CLKOUT\_PIC3\_P10 AC9 CLK\_PIC1\_N11 <29>  
 X Y2 CLKOUT\_PIC1\_P13 CLKOUT\_PIC3\_P10 AC11 CLK\_PIC1\_P11 <29>  
 X AC7 CLKOUT\_PIC1\_N12 CLKOUT\_PIC3\_P11 AE9 CLK\_PIC1\_P11 <29>  
 X AC6 CLKOUT\_PIC1\_P12 U of 13 CLKOUT\_PIC3\_P11 AE10 CLK\_PIC1\_P11 <29>  
 CNP-H\_BGA874 CLKIN\_XTAL R6 T147 PAD-D 0




- PEG(dGPU)
- SSD1
- SSD2
- Thunderbolt
- LAN
- WLAN
- Caldera
- SSD3





+3V\_PCH  
RH99 2 1 100K 0402 5% GPP\_H15



#571182\_CNL\_PCH\_H\_EDS\_V1\_Rev0.7  
External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.  
571007\_CFL\_MOW\_Archive\_WW22\_2017  
STUFF R on GPP\_H15

[illegible]



This signal has a weak internal pull-down.  
0 = Master Attached Flash Sharing (MAFS) enabled (Default)  
1 = Slave Attached Flash Sharing (SAFS) enabled.  
Notes:  
1. This signal is in the primary well.  
Warning: This strap must be configured to '0' if the eSPI or LPC strap is configured to '0'.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	PCH (2/7) CLK,SPI,PLTRST	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F551P	0.3
				Date:	Wednesday, February 07, 2018	Sheet 17 of 82












This signal has a weak internal Pull-down.  
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)  
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.  
Notes:  
1. The internal Pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.






CLRP1 in DIMM door



This signal has an internal pull-down.  
0 = Disable IntelR DCI-OOB (Default)  
1 = Enable IntelR DCI-OOB  
1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.









M.2 CNV Mode Select  
An external pull-up or pull-down is required.  
0 = Integrated CNVi enable.  
1 = Integrated CNVi disable.  
Pulled down by CRF CNVi\_RGT\_DT pin




This signal has a weak internal pull-down 20K.  
0 = 38.4/19.2MHz XTAL frequency selected.  
1 = 24MHz XTAL frequency selected.  
Notes:  
1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.







The signal has a weak internal pull-down  
0 = VCCPSPI is connected to 3.3V rail  
1 = VCCPSPI is connected to 1.8V rail  
Note: If VCCPSPI is connected to 1.8V rail, this pin strap must be a 1 for the proper functionality of the SPI (Flash) I/Os




571391\_CFL\_H\_PDG\_Rev0p71  
To avoid floating input at the I/O pin BRI\_RSP and RGI\_RSP it is recommended to add a weak pull up resistor to the SoC pin with a recommended value of 20K ohm.



nVidia	GPU_ID	N17_ID1	N17_ID0
N17EG3	H	H	H
N17EG2	H	L	L
N17EG1	L	H	H
N17PG1	L	L	L




Boot BIOS Strap Bit (internal PD)  
HIGH  
LOW(DEFAULT)SPI




NO REBOOT mode (internal PD)  
HIGH Enable  
LOW(DEFAULT)Disable

#571483\_CFL\_H\_RVP\_CRB\_TDK\_Rev0p7  
Recommend external test point






Close to AC35,AC36




Close to AG19,AG20  
,AR15,AN15,BB11

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	PCH (7/7) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F551P	0.3
				Date:	Wednesday, February 07, 2018	Sheet 22 of 82





www.laptoprepairsecrets.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		Deciphered Date		Title				
2017/05/15		2018/02/05		Reversed				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	R e v		
				LA-F551P				0.3
				Date				Wednesday, February 07, 2018
				Sheet				24 of 82







LCD backlight power control



Touch screen panel power






Pin24,32 for Camera power



IR camera pindefine :  
 IR\_LED+  
 IR\_LED-  
 IR\_LED+/NC  
 IR\_LED-/DET , connect to PCH GPIO  
 IR\_LED-  
 IR\_LED-  
 Diglog\_loop , connect to PCH GPIO  
 DGND  
 D+  
 D-  
 USB3V3  
 MIC\_SIG  
 MIC\_CLK  
 DGND

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP/Camera/TS	
				Size	Document Number
				LA-F551P	
				Date	Wednesday, February 07, 2018
				Sheet	25 of 82






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Prevent backdriver from +3VS\_WLAN\_NGFF to +3VS


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	NGFF WLAN/BT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, February 08, 2018
				Sheet	28 of 82
				Rev	0.3

# PCIe / SATA SSD JSSD1 , 2242




PEDET	Module Type
0	SATA
1	PCIe

# PCIe / SATA SSD JSSD3 , 2280




# PCIe SSD JSSD2 , 2280




PEDET	Module Type
0	SATA
1	PCIe


## JSSD1




## JSSD2




## JSSD3





4.4m ohm/6A












The pull-up resistors might not be necessary due to existence on PCH side.





Security Classification		Compal Secret Data	
Issued Date	2017/05/15	Deciphered Date	2018/02/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		LAN E2500	
Size		Document Number	
Date		Wednesday, February 07, 2018	
Sheet		30 of 82	



Setting the Turn-Off Time:  
Ton (ms) = 0.02 x Cset (pF)








Jack1 : Global Headset  
OMTP/CTIA headset, Headphone, Line-Out

Re-tasking port  
Headphone, Line-Out, Mic-In, Line-In




Setting the Turn-Off Time:  
Ton (ms) = 0.02 x Cset (pF)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio Codec ALC3266	
				Size	Document Number
				LA-F551P	
				Date	Wednesday, February 07, 2018
				Sheet	31 of 32



RA58.1 should from RA57.1 directly  
RA59.1 should from RA57.2 directly  
RA61.1 should from JSPK.4 directly




RA63.1 should from RA60.1 directly  
RA64.1 should from RA60.2 directly  
RA65.1 should from JSPK.2 directly



Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R-  
Speaker 4 ohm : 40 mil  
Speaker 8 ohm : 20 mil


Close to UA1 Pin42,43,44,45  
40 mils = For 4 ohm 3W Speaker

Int. Speaker Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	Audio Amplifier ALC1309
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, February 07, 2018
				Sheet	32 of 82
				Rev	0.3








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	SATA HDD Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, February 08, 2018
				Sheet	33 of 82
				Rev	0.3







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2017/05/15		2018/02/05		Tobii (17" Only)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		IA-F551P		Rev	
		Date		Sheet	
		Wednesday, February 21, 2018		34 of 82	












Security Classification	Compul Secret Data		Yale	
Issued Date	2017/09/25	Deciphered Date	2018/10/05	
<p>This sheet of engineering drawing is: 20170925 PROPERTY OF COMPAUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PARTY WITHOUT WRITTEN CONSENT OF COMPAUL ELECTRONICS, INC. IS PROHIBITED. THIS INFORMATION IS THE PROPERTY OF COMPAUL ELECTRONICS, INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM COMPAUL ELECTRONICS, INC.</p>			<p><b>Compul Electronics, Inc.</b>  <b>FLC (P) TP/PW/LOGOTRON</b>  <b>LA-FESP</b></p>	
<p>DATE MAY BE USED BY OR AUTHORIZED TO HAVE THIRD PARTY WITHOUT WRITTEN CONSENT OF COMPAUL ELECTRONICS, INC.</p>			<p>Rev 0.3</p>	

AD0	0
AD1	1
AD2	0
AD3	0




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ELC (3) KBBL/Per Key		
				Size	Document Number	Rev
				LA-F551P		0.3
Date:		Wednesday, Feb 7, 2018		Sheet	39 of 82	






# Caldera connector




To CPU RX


From Caldera TX





221 ohm for white LED  
316 ohm for red LED  
on dock cable side



## PCIE\_CLK\_BUFFER




PCIE Clock Buffer	RM25	RM27 / RM28	CM16	CM98 / CM99
Pericom (S400007J200) X7698431L75	S40344750B0 (475 ±1% 0402)	S40344330A00 (33 ±1% 0402)	SE102154K00 (0.33 ±10% 0402)	SE076103K00 (0.33 ±10% K X7R 0402)
HYT (S400007ZU00) Z7698431L75	S40344120B0 (442 ±1% 0402)	S200000A00 (27 ±1% 0402)	SE000000L10 (0.1 ±10% 0402)	SE076104K00 (0.33 ±10% K X7R 0402)





Security Classification	20170515	Compul Secret Data	20180305	Ym	Caldera Docking
Issued Date	20170515	Discarded Date	20180305	Ym	Caldera Docking
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. NO REPRODUCTION OR DISSEMINATION OF THIS DOCUMENT OR ANY PART THEREOF IS PERMITTED WITHOUT THE WRITTEN CONSENT OF COMPAQ ELECTRONICS INC.					LA-F551P
DATE: 20180305					1/1

Fintek thermal sensor--> CPU core, DIMM





2nd source  
SA000029210-->EMC1403-2-AIZL-TR

Close U2407




REMOTE1,2 (+/-) :  
Trace width/space:10/10 mil  
Trace length:<8"




Security Classification		Compel Secret Data		Compel Electronics, Inc.	
Issued Date	20170515	Declassified Date	20180305	Ver	1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY OR ANY OF ITS EMPLOYEES OR CONTRACTORS WITHOUT THE WRITTEN CONSENT OF COMPEL ELECTRONICS, INC. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPEL ELECTRONICS, INC. IS PROHIBITED.				Rev	0.1
LA-F551P				Page	41



Fiducial Mark




PCB Screw Hole



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	Screw Hole
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, February 07, 2018
				Sheet	44 of 82
				Rev	0.3









Under GPU

Under GPU



Under GPU


Under GPU



Under GPU

HDMI 2.0


eDP



Under GPU


Under GPU

Under GPU





	22uF	10uF	4.7uF	1uF	0.1uF
IFPx_IOVDD			2		4
IFPx_PLLVDD	1				2

mini DP











Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	N17E(5/6) Power, GND
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size
					Document Number
					LA-F552P
					Rev 0.1
					Date
					Wednesday, February 07, 2018
					ISheet 30 of 82

	47uF	22uF	10uF	4.7uF	1uF	0.1uF
VID_PLLVDD	1		1			1
SP_PLLVDD		1				6
GPCPLL_AVDD						





### Strap to PCH


GDDR5x VRAM	Strap0	Strap1	Strap2	Strap3	Strap4	Strap5	RAMCFG
Micron , MT58K256M32JA-100-A	L	L	L	H	L	L	0
Micron , MT58K256M321JA-100-A	H	L	L	H	L	L	1




Func bn	VROM_SEL	VBIOS
COM = NC	L	NON-GSYNC
COM = NO	H	GSYNC




### GSYNC VBIOS ROM




### NON-GSYNC VBIOS ROM




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N17E(6/6) Strap Pin,ROM
				Size Document Number
				LA-F552P
				Rev 0.1
				Date: Wednesday, February 07, 2018 Sheet 51 of 82




	22uF	10uF	4.7uF	1uF	0.1uF
VDD	3	3	6		
VDDQ	2	3		12	











	22uF	10uF	4.7uF	1uF	0.1uF
VDD	3	3		6	
VDDQ	2	3		12	















Security Classification	Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Title <b>PD+USB3.1 type C</b> Docu <b>LA-F551P</b>	
			Date 2018.02.05 (Drawn: 68, n: 2)	





Security Classification		Control Secret Data		Compal Electronics, Inc.	
Issued Date	2017/09/15	Discarded Date	2018/09/15	Rev	1.0
This document contains confidential information and is intended for use only by the designated personnel. It is not to be distributed outside the organization. If you are not a designated personnel, you should not use this document. If you are a designated personnel, you should use this document only for the purpose intended. If you are not a designated personnel, you should not use this document.					
LA-FSSIP				Page	11





```
ADPI = 0.005*20*IADP = 0.1 * IADP


Adapter = 180W
CP = 180W/19.5V*0.9 = 8.3A
ADPI = 0.83V
Hybrid trigger = CP*107% = 8.88A
ADPI = 0.89V
IPCC= 180W/19.5V*0.95 = 8.77A
ADPI = 0.88V
IPCC(hybrid mode)= 180W/19.5V = 9.23A
ADPI = 0.92V
PROCHOT = 180W/19.5V+1 = 10.23A
ADPI = 1.02V

Adapter = 240W
CP = 240W/19.5V*0.9 = 11.07A
ADPI = 1.11V
Hybrid trigger = CP*107% = 11.85A
ADPI = 1.19V
IPCC= 240W/19.5V*0.95 = 11.69A
ADPI = 1.17V
IPCC(hybrid mode)= 240W/19.5V = 12.31A
ADPI = 1.23V
PROCHOT = 240W/19.5V+1 = 13.3A
ADPI = 1.33V

Adapter = 330W
CP = 330W/19.5V*0.9 =15.23 A
ADPI = 1.52V
Hybrid trigger = CP*107% = 16.3A
ADPI = 1.63V
IPCC = 330W/19.5V*(1*0.95) = 16.08A
ADPI = 1.61V
IPCC(hybrid mode)= 330W/19.5V = 16.92A
ADPI = 1.69V
PROCHOT = 330W/19.5V+1 = 17.92A
ADPI = 1.79V
```


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	<b>PWR CHARGER</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				<b>LA-F551P</b>	
				Date:	March 01, 2018
				Sheet	52 of 82

Input Current: 7.5A  
 $3.3V \cdot 10A / 0.85 / 12V = 2.23$   
 $5V \cdot 10A / 0.85 / 12V = 5.27$



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>PWR 3.3VALWP/5VALWP</b>	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					<b>LA-F551P</b>
				Date:	Thursday, March 01, 2018
				Sheet	63 of 82

Input Current: 1A  
 $1.2V \cdot 8.88A / 0.85 / 12V = 1$



+1.2VP  
TDC=9A  
Ipeak=12.86A  
OCP=15.43A  
Switching Frequency: 285kHz


OVP: 110%~120%	
VFB=0.75V, Vout=1.2V	
TYP	
H/S Rds(on) :	22.7mohm
L/S Rds(on) :	11.6mohm
	MAX
	32mohm
	14.5mohm

Mode	Level	+0.6VSP	VTTREF 1.2V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PWR 1.2VP/0.6VSP</b>		
				Size	Document Number	Rev 1.0
				<b>LA-F551P</b>		
				Date:	Thursday, March 01, 2018	Sheet 64 of 82










**+2.5V MEM**  
TDC 0.63A  
Peak Current 0.9A  
OCP Current 3.5A

$$V_{out} = 0.8V * (1 + R_{up}/R_{down})$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	<b>PWR +2.5V MEM</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					<b>LA-F551P</b>
				Date:	Thursday, March 01, 2018
				Sheet	65 of 82
				Rev	1.0









+1.0VS_VGAP	
Vout=1.0V	
TDC 2.1A	
Peak Current 3.0A	
OCP current 6A	
FSW=1MHz	
TYP	MAX
Choke DCR	0.045mohm , 0.070mohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F551P	
				Date:	Thursday, March 01, 2018
				Sheet	68 of 82




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	<b>PWR_VGA_UP9511P</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER OR THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					<b>LA-F551P</b>	1.0
				Date:	Thursday, March 01, 2018	Sheet 69 of 82



NVVDD1  
TDC 121A  
Peak Current 272A  
OCP=314A  
DCR=0.5 mohm +/-5%


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +NVVDD1	
Size	Document	Number	Rev	LA-F551P	
Date	Thursday, March 01, 2018	Sheet	70	of 82	



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2017/05/15		Deciphered Date		2017/01/06		Title	
										<b>PWR +NVVDD1</b>	
										Size Document Number	
										<b>LA-F551P</b>	
										Date: Thursday, March 01, 2018	
										Sheet 71 of 82	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Rev 1.0




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>PWR +NVVDD2</b>	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. THIS SHEET IS TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPANY EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number <b>LA-F551P</b>
				Date:	Thursday, March 01, 2018
				Sheet	72 of 82












Security Classification		Compal Secret Data		Title	
Issued Date		Designated Date		2017/01/06	
2017/05/15		2017/01/06		PWR VCORE NCP81215	
THE SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.		Document Number		LA-F551P	
2017/05/15		2017/01/06		1.0	
2017/05/15		2017/01/06		1.0	






Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>+VCCGT/+VCCSA</b>	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number <b>LA-F551P</b>
					Re v 1.0
Date:				Thursday, March 01, 2018	Sheet 77 of 82




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	PWR +VCCIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F551P
				Date	Thursday, March 01, 2018
				Sheet	78 of 82
				Rev	1.0


+VCC\_CORE



+VCCGT




+VCCSA



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-CPU DECOUPLING	
				Size	Document Number
				LA-F551P	
				Date	Thursday, March 01, 2018
				Sheet	79 of 82
				Rev	1.0

# Power block



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F551P
				Date	Thursday, March 01, 2018
				Sheet	80 of 82
				Rev	1.0



# Version Change List ( P. I. R. List ) Page 1

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P.67	PWR +1.8VSP/ +1.8VSP_AUDIO	2017/08/15	Compal_HW	1.1.8VSP enable signal's sequence have wrong. Cause to PM_SLP_S5# pull low.	1.Change 1.8VSP enable signal change from SUSP# to PCH_PWR_EN. 2.Add enable signal pull high 10k ohm to +3VALW 3.PR807/PR808 un-pop.	0.1
2	P.67	PWR +1.8VSP/ +1.8VSP_AUDIO	2017/08/15	Compal_HW	1.Need another 1.8V supply to audio codec and usb retimer.	1.Add RT9013 LDO Circuit.	0.1
3	P.66	PWR_+1VALWP	2017/08/15	Compal_HW	1.Modify enable signal RC delay.	1.Change PR300 from 0 ohm to 100K ohm. 2.PC300 0.1uF pop.	0.1
4	P.75	PWR_VCORE_NCP81215	2017/08/17	Compal_PWR	1.PWR and HW side double pull high/down.	1.PR500,PR514,PR521,PR526,PR528,PR531 un-pop.	0.1
5	P.75	PWR_VCORE_NCP81215	2017/08/22	Compal_PWR	1.Modify ICCMAX=150A and OCP=180A.	1.Change PR558 from 100K ohm to 118K ohm. 2.Change PR541 from 27.4K ohm to 32.4K ohm.	0.1
6	P.67	PWR +1.8VSP/ +1.8VSP_AUDIO	2017/09/04	Compal_HW	1.Modify 1.8VSP enable signal and RC delay time.	1.Delete PR817. 2.Add PR807 100K ohm. 3.Add PC811 0.1uF. 4.Add PR808 1M ohm.	0.1A
7	P.76/77	PWR_VCORE_+VCC_CORE/ +VCC_GT	2017/09/11	Compal_ME	1.CPU choke's height are difference with Cassini. VCORE and VCCGT 's choke height change from 3mm to 4mm.	1.Change PL501,PL502,PL503,PL505,PL506 from SH00001DC00 to SH00001EE00.	0.2
8	P.67	PWR_+1.8VSP	2017/09/11	Compal_HW	1.Modify 1.8VS net name.	1.Net name +1.8VS change to +1.8VALW.	0.2
9	P.75	PWR_VCORE_NCP81215	2017/09/14	Compal_PWR	1.Change Choke DCR from 0.9mohm to 0.67mohm (+/-5%).Fine tune FB sense and CSCOMP RC value.	1.Change PR546,PR550,PR551,PR572 from 115K to 90.9K ohm. 2.Change PR557,PR587,PR581,PR582,PR595 from 1.62K to 2.21K ohm. 3.Change PR538 from 25.5K to 28.7K ohm. 4.Change PR549 from 100K to 90.9K ohm. 5.Change PC528 from 560pF to 680pF. 6.PC505,PC523 un-pop. 7.Change PC525,PC527 from 0.1uF to 0.22uF. 8.Change PR527 from 1Kohm to 1.37Kohm. 9.Change PR511 from 1.65Kohm to 1.58Kohm. 10.Change PR512 from 31.6Kohm to 28.7Kohm. 11.Change PC509 from 10nF to 15nF. 12.Change PC510 from 56pF to 100pF. 13.Change PR548 from 261Kohm to 249Kohm.	0.2
10	P.73	PWR_+1.55VRAM	2017/09/13	Compal_PW	1.Modify OCP resistor.	1.Change PR8206 from 8.66K ohm to 7.87K ohm.	0.2
11	P.61	DCIN / BATT CONN / OTP	2017/09/14	Compal_PW	1.Unify mos materials.	1.Change PQ9 from SB00000ZU00 to SB00000PV00.	0.2
12	P.61/70/71	DCIN / BATT CONN / OTP PWR_+NVVDD1	2017/09/26	Compal_EMI	1.EMI request to modify VIN beed and capcitor.	1.Change PL1,PL3 from SM01000P500 to SM01000DJ00. 2.Change PC2,PC4 from 100pF to 1000pF. 3.Change PC 6100,PC6117,PC6200 from 1uF to 0.1uF. 4.Change PC6104,PC6118,PC6204 from 1000pF to 2200pF.	0.2

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-F551P
				Rev
				1.0
				Date
				Thursday, March 01, 2018
				Sheet
				81 of 82

## Version Change List ( P. I. R. List ) Page 2

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
12	P.75	PWR_VCORE_NCP81215	2017/12/14	Compal_PWR	1.NCP81215 change PA0 version P/N.	1.Change PU500 from SA0000AQE00 to SA0000BNK10.	0.3
13	P.61	PWR_DCIN / BATT CONN / OTP	2017/12/14	Compal_PWR	1.Main source SB00000Z500 EOL.	1.Change PQ2 from SB00000Z500 to SB00000Z2R00.	0.3
14	P.76/77	PWR_VCORE_+VCC_CORE	2017/12/14	Compal_PWR	1.Cytec choke SH00001DA00 VRTT fail 2.SA choke change common part include SH000015M00 & SH000015P00.	1.Change PL501,PL502,PL503,PL505,PL506 from SH00001EE00 to SH00001D800. 2.Change PL508 from SH000015M00 to SH00001ED00.	0.3
15	P.64/66/73	PWR_+1.2VP/+0.6VSP PWR_+1VALWP PWR_+1.55VRAM	2017/12/14	Compal_PWR	1.Because of polyma cap non equal substitue, all 220uF H=1.9 polyma cap are unified SGA00009800.	1.Change PC209,PC215,PC306,PC307,PC8207,PC8208 from SGA20221D40 to SGA00009800.	0.3
16	P.75	PWR_VCORE_NCP81215	2017/12/14	Compal_PWR	1.VRTT test for IA & GT main and 2nd Choke to fine tune IMON resistor.	1.Change PR534 from 24.9K to 26.7K. 2.Change PR538 from 28.7K to 30.9K.	0.3
17	P.72/73	PWR_+NVVDD2 PWR_+1.55VRAM	2017/12/14	Compal_PWR	1.Because thermal derating fail,we change capacitor type.	1.Change PC6442,PC6443,PC6444,PC6445 from SE00000M000 to SE00001CA00. 2.Change PC710,PC8200 from SE000006S80 to SE00000GC00.	0.3
18	P.73	PWR_+1.55VRAM	2017/12/18	Compal_PWR	1.Modify OCP resistor setting for main/2nd mos.	1.Change PR8206 from 7.87K to 7.5K.	0.3
19	all	all	2017/02/07	Compal_PWR	1.Change 0 ohm to short-pad.	1.Change PR100,PR112,PR114,PR1301,PR17,PR208,PR211,PR27,PR5001,PR5006,PR5007,PR5017,PR5018,PR508,PR510,PR517,PR523,PR524,PR525,PR529,PR531,PR552,PR556,PR563,PR566,PR567,PR568,PR573,PR576,PR585,PR590,PR591,PR594,PR6005,PR6015,PR6016,PR6018,PR6019,PR6021,PR6025,PR6031,PR6039,PR6044,PR6060,PR6107,PR6114,PR6205,PR6410,PR6421,PR6422,PR6428,PR6429,PR6431,PR6432,PR703,PR704,PR717,PR720,PR721,PR727,PR813,PR815,PR8216,PR8219,PR9000 from 0 ohm to short-pad.	0.3
20	P.68	P68-PWR_+1.0VS_VGA	2017/02/07	Compal_PWR	1.Bom control for 2nd GPU sequence IC.	1.PR801 0 ohm un-pop.	0.3

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR_PIR1		
				Size	Document Number	Rev
					LA-F551P	1.0
				Date	Thursday, March 01, 2018	Sheet 82 of 82